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The results of the design and fabrication of a Phase-
Locked Loop frequency synthesizer suitable for local
oscillator function in a receiver is presented. The
electronically tunable synthesizer operates in the frequency
synthesizer operates in the frequency band from 47.5 MHz
to 97.5 MHz in steps of 25 kHz and is accurate to within
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As a general concept, all devices generating output
frequencies which are rational multiples of a standard
input frequency are known as frequency synthesizers. The
synthesizer of interest in this thesis can generate one
frequency out of a large number of output frequencies on
external command. Probably the greatest impetus to fre-
quency synthesizer development has been the demand for
communication capability within a limited spectrum. By
providing accurate frequency control at reasonable costs,
frequency synthesizers provide a maximum number of channels
for an available total bandwidth. Perhaps equally important,
this frequency control can be obtained by relatively
untrained operators.
Before the solid state age of electronics, frequency
synthesizer techniques generally consisted of analog circuit
technology utilizing variable tuned LC circuits, and vacuum
tube components. Such systems were not synthesizers, although
they were commonly described as such. They have also been
referred to by other names, such as stabilized master
oscillators. The frequency stability of these oscillators
was not adequate for many applications such as communications
systems, where rapid, accurate frequency acquisition was
necessary. Frequency stability can be improved by using a
10

crystal oscillator, but the range of frequencies available
from one oscillator is limited to a small band about the
resonant frequency of the cyrstal or to harmonics of the
crystal frequency. The divide-by-N, phase-lock synthesizer
became practical with the advent of the high-speed digital
integrated circuit. The application of phase-lock loops
involving active elements has the advantage of simpler and
cheaper selective circuits. The basic technique used with
integrated circuits is one of a digital phaselock closed
loop. Inserted within the feedback loop is a programmable
digital divider to provide the multi-channel capability
required for communications. This system provides that with
only one crystal reference source all the channel require-
ments can be generated to accommodate its use for a communi-
cation transmitter or receiver.
The design presented in this thesis describes a phase-
lock loop frequency synthesizer suitable for the local
oscillator in the UFH receiver. The required frequency
range of the UHF equipment for transmitter operation is
200 MHz to 400 MHz. The synthesizer in this thesis is
intended for frequency conversion to an IF frequency of
10 MHz. The required frequency range of the synthesizer
is then 190 MHz to 390 MHz.
The required channel spacing between two frequencies
is 0.1 MHz. The synthesizer was implemented with standard
integrated circuits. Discrete transistors are used as
11

translators and amplifiers for convenience and improved
loop performance. An erasable read only memory (EPROM) is
used for frequency conversion to an IF frequency.
The synthesizer was planned consisting of two basic
blocks. The first block is a phase- lock loop which operates
within the frequency band of 47.5 MHz to 97.5 MHz with
2 5 kHz channel spacing and gives 2.5 MHz frequency conversion
of the IF frequency. The second block is a multiplication
by a factor of 4 circuit which would give the required
frequency band of 190 MHz to 390 MHz with 100 KHz channel
spacing and 10 MHz IF frequency. In this thesis, only the
first phase-lock loop block was designed and implemented.
12

II. SYNTHESIZER DESIGN PHILOSOPHIES
AND DEFINITIONS
A. FREQUENCY SYNTHESIS
A frequency synthesizer is a combination of system
elements that results in the generation of one or many
frequencies from one or a few reference sources . In its
early form, it was a crystal-controlled oscillator with a
bank of crystals switched in manually. The frequency
accuracy and stability of this device were determined by the
accuracy and stability of the crystal and, to a lesser
extent, the circuit. The crystal-controlled oscillator was
superseded, but not replaced, by an approach presently known
as incoherent synthesis. This technique utilizes' a number
of crystal-controlled oscillators combined in such a fashion
as to generate many frequencies with relatively few crystals.
While these improvements took place, the rapidly growing
field of communications developed requirements for more
sophisticated frequency generation systems demanding
accuracies and stabilities higher by orders of magnitude
than incoherent synthesis could provide. To meet the require-
ments, a new family of approaches grouped under the name of
coherent synthesis, emerged. As the name implies, these
approaches provide means for producing many frequencies
from one reference source having the required accuarcy and
stability. These techniques resulted in the generation of
13

spurious outputs, which had to be eliminated by a proper
choice of frequencies used in the synthesis and suppressed
by filtering.
1. Incoherent Synthesis
The manner in which output frequencies are generated
from input frequencies in incoherent synthesis varies
depending on the application, output frequency range, value
of the smallest frequency increment, frequency stability and
accuracy, levels of spurious outputs, size, cost, and power
consumption. These are the factors governing the choice of
an approach. The principal goal of this technique is to
minimize the number of crystals and basic building blocks
such as oscillators, mixers, and filters used in synthesis




The principal difference between incoherent and
coherent synthesis is the number of frequency sources
utilized in the process of frequency generation. In the
first approach there are numerous crystal-controlled'
oscillators; in the second only one reference source is used.
Hence the stability and accuracy of the output frequency
in a coherent direct synthesis system are the same as the
stability and accuracy of the reference source.
3 Coherent Indirect Synthesis
Indirect synthesis utilizes the princple of feedback
in generating frequency increments. The technique, known
as phase locking, differs from direct synthesis in many
14

respects. The' system analysis of indirect synthesis centers
on an investigation of phase-locked loop stability and
acquisition, not on spurious outputs. Voltage-controlled
oscillators, programmable dividers, phase detectors, and
frequency discriminators are two building blocks used.
B. SYNTHESIZER PROPERTIES
The frequency synthesizer is a relatively complicated
system involving many components. Usually a number of
properties must be specified in order to characterize
performance. However there is no uniform standard to
describe or measure many of these parameters.
1. Frequency Standard
The reference frequency (f ,) can be chosen for
convenience of oscillator and crystal design. Low cost
crystal oscillators can be purchased with a long-term aging




Resolution is the minimum frequency difference
between any two adjacent output frequencies. Synthesizers
usually generate all frequencies within a specified output
band with identical spacing. Resolution large depends on
the application.
3 Number of Frequencies
Synthesizers may be able to generate an output on
any one of as few as 100 discrete output frequencies,
9although some synthesizers can generate any one of 5x10
15

discrete output frequencies. The number of discrete




The output frequencies of essentially all modern
frequency synthesizers are specified by the DC levels on
a set of control wires. The advantages of this approach
are:
a. Remote Control.
b. Optimum layout to minimize spurious radiations, even
when frequency control is derived from the front
panel.




The switching time is the elapsed time between a
command to switch to a different frequency and the time
when the output is available. Typical worst-case switching
speeds range from 1 msec to about 10 usee, and synthesizers
with switching speeds less than 1 usee have been demonstrated,
16

III. UNDERSTANDING BASIC PLL SYNTHESIZER
The majority of all phase-locked loop synthesizers
consist of a phase detector, filter, voltage-controlled
oscillator (VCO) and a programmable counter as shown
in Figure 1.
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Figure 1. PHASE-LOCKED LOOP SYNTHESIZER
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The symbols in Figure 1 can be explained as follows:
f _ = reference input frequency
e . (s) = input phase
9 (s) = error phase
(s) = output phase
f , = output frequency
K = phase detector gain (volt/radian)
K f
= amplifier/filter gain
K = VCO gain (rad/sec/volt)
K = Integer divisor (K = 1/N)
n 3 n
K = Kv/s (rad/sec/volt)
The s in the denominator converts the frequency
characteristics of the VCO to phase.
The phase detector produces a voltage proportional to the
phase difference between the signals 0. and e /N. This
voltage upon filtering is used as the control signal for
the voltage controlled oscillator (VCO) . Since the VCO
produces a frequency proportional to its input voltage,
any time variant signal appearing on the control signal
will frequency modulate the VCO. The output frequency is
f = Nf . during phase lock. The phase detector, filter,
and VCO, compose the feed forward path with the feedback
path containing the programmable divider. Various types
and orders of loops can be constructed depending upon the
configuration of the overall loop transfer function.
18

IV. EXPERIMENTAL PROCEDURE AND SYSTEM DESIGN
In this thesis, the required frequency range is 190 MHz
to 390 MHz. However, available oscillators on the market
cannot meet this required wide frequency range. To imple-
ment the design first a PLL was built within the frequency
range 47.5 MHz to 97.5 MHz which provides a 2.5 MHz IF.
The required channel spacing was 25 kHz which required a
2.5 KHz reference frequency. To produce a reference
frequency of 25 kHz a 1 MHz signal from a frequency standard
was used and it was divided by a factor of 10 first and then
by a factor of 4. The output of the PLL was intended to be
multiplied by a factor of 4. After multiplication the
output frequency range meets the required frequency band
and provides an IF frequency of 10 MHz with channel spacing
of 100 kHz. This multiplication operation can be achieved
simply by using two cascaded frequency doublers. A
simplified block diagram of the synthesizer is shown in
Figure 2.
A. BINARY CODED DECIMAL (BCD) SWITCHES
Four BCD switches are used to achieve the external
command control. The external command is a decimal number
determined by the position of the thumbwheel switches which



































































































If an operator wants an output frequency of 251.1 MHz,
he simply sets the first BCD switch to 2, and second to 5,
third to 1, and fourth to 1. The output of these switches
is the binary equivalent of the decimal number on the
thumbwheels. Standard 1-2-4-8 weighting is used.
Cascaded counters are driven directly by these outputs.
B. PROGRAMMABLE READ ONLY MEMORY
To produce the required IF frequency of 2.5 MHz at the
output of the PLL, the programmable counter had to count
100 less than the actual external command. For transmitter
operation, when the operator sets the thumbwheel switches to
N = 2000, the output frequency is N times the reference
frequency. Since a reference frequency of 25 kHz was used,
f . = Nxf. = 2000(25 x 10 3 Hz)
out in
= 50 MHz
the operator sets the thumbwheel switches with the same
number
f = 1900(25 x 10 3 Hz) = 47.5MHz.
out
To meet this requirement, an external command on the thumb-





An 8K UV Erasable PROM CS270 8 was used for this purpose.
One advantage of using an EPROM was the simplicity of IF
conversion. One can change the IF frequency simply by
changing the decoding logic stored in the EPROM. Since
only 100 less counts are required, this is achieved by only
decoding the first two digits of the external command.
The data at the outputs of the first two binary coded
decimal (BCD) switches are connected to the address lines
of EPROM, and the decoded outputs are used to drive the
first two decade counters circuit as shown in Figure 3.
C. VOLTAGE CONTROLLED OSCILLATOR
The MC1648 emitter-coupled oscillator, constructed on
a single monolithic chip, is used to implement the design.
Output levels are emitter coupled logic levels (ECL) . The
oscillator requires an external parallel tank circuit
consisting of the inductor (L) and capacitor (C) . The
MC1404, an epicap hyper-abrupt junction tuning diode is
incorporated into the tank circuit to provide a voltage
variable input for the oscillator. Epicaps are voltage
variable capacitors based on PN junction theory. The
capacitance value of the device actually varies as a function
of applied voltage, and this specific mechanism permits the
device to function as an epicap, or voltage variable
capacitor (WC) . Details on the theoretical considerations
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Figure 3. CS2708 EPROM
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Figure 4. DIODE CAPACITANCE VERSUS REVERSE VOLTAGE
The capacitance value of the MV14 04 diode changes between
15 pF and 200' pF. Input capacitance of the MC1648 is typi-
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The required values for f . and f are respectively^ mxn max c J
47.5 MHz and 97.5 MHz. Minimum and Maximum capacitance
values are taken from the graph in Figure 4.
By using the equations given above, the inductance
value (L) is found to be approximately 0.11 pH. A micro-
metal toroidal core with 3 turns of No. 2 copper wire
around it is used as an inductor in the tank circuit.
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Figure 5. VOLTAGE CONTROLLED OSCILLATOR
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The transfer characteristics of this oscillator is shown
in Figure 6.




1,5 V 7.1 V
Figure 6. TRANSFER CHARACTERISTICS OF THE VCO
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D . . VARIABLE MODULUS RESCALER
Emitter-coupled logic levels at the output of the VCO
were not high enough to drive the programmable counters,
and the highest frequency that the counters can operate
at is 8 MHz. Just a few years ago, to overcome these
problems, fixed prescalers began to be used in phase-
locked loops, as shown in Figure 7.
2 QTret PH.15L-
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Figure 7. FREQUENCY SYNTHESIS BY USING ONE FIXED
PRESCALER
P is fixed and N is variable. For a change of 1 in N,
the output frequency changes by P • f f . If f f equals
the desired channel spacing, then, only every P channel may
be programmed using this method. The disadvantage of using
a fixed modulus, (% P) , for frequency division in high
frequency phase-locked loops is that it requires dividing
27

the desired reference frequency by P also. Such a system
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Figure 8. FREQUENCY SYNTHESIS BY USING TWO
FIXED PRESCALERS
A (%P) is placed in series with the desired channel spacing
to give a reference frequency. A problem still remains
because the design of an optimum loop filter requires that
the input reference frequency be as high as possible where
the upper limit is established by the required channel
spacing. Another solution is found by using the technique
28

known as variable modulus prescaling. The use of this
technique permits direct high frequency prescaling without
any sacrifice in resolution since it is no longer necessary
to divide the reference frequency by the modulus of the
high frequency scaler.
The theory of variable modulus prescaling is explained
by considering the equation for f . From Figure 7,
f . • N . P f _ (1)
out ref
From this equation it may be seen that only every P channel
can be programmed simply, because N is always an integer.
To obtain intermediate channels, P must be multiplied by an
integer plus a fraction. The fraction would be of the form
A/P . If N is defined to be an integer number, Np, plus a
fraction A/P, N may be expressed as:
N = Np + A/P




= (N? + A/P) ' P * fref (2)
or
f = (N • P + A) • f , (3)out p ref
29

f,=N-P-f jr + A-f. (4)out p ref ref
Equation (4) shows that all channels can be obtained
directly if N can take on fractional values. Since it is
difficult to multiply by a fractional number, taking
equation (3) and adding ±AP to the coefficient of f ef /
the equation becomes:
f = (N -P + A + A-P - A-P) • f - (5)
out p ref
Collecting terms and factoring gives
f . » [(N -A)P + A(P+1)] • £ - (6)
out P ref
From equation (6) it becomes apparent that the fractional
part of N can be synthesized by using a two modulus counter
(P and P+l) and dividing the upper modulus by A and the
lower modulus by (N - A) . Equation (6) suggests the circuit
configuration of Figure 9. The MC12012 variable two modulus
prescaler is used in this design. The MC12012 consists of
three functional blocks:
1. A controllable divide by 5 divide by 6 prescaler.
2. A divide by 2 prescaler.
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Figure 9. FREQUENCY SYNTHESIS BY TWO VARIABLE MODULUS
PRESCALING
The 4-5/4-6 prescaler is connected externally to the 4-2 prescaler
to form a 4-10/4-11 prescaler. This configuration is shown
in Figure 10. The technique and system described in this
thesis is a new approach to the construction of a phase-
locked loop divider. In addition to using the MC12012
variable modulus prescaler, this system requires an MC12014
counter-control-logic-function, together with suitable
counters
.
E. COUNTER CONTROL LOGIC
The MC12014 monolithic counter control logic is used in
this design. The MC12014 is designed for use with the




































































counter to accomplish direct high frequency programming.
The MC12014 consists of a zero detector which controls the
modulus of MC12012, and an early decode function which
controls the programmable counters. The early decode
feature also increases the useful frequency range of the
programmable counter from 8.0 MHz to 25 MHz. The operation
of the MC12014 with the MC12012 is best explained by
considering Figure 10. The MC12012 dual modulus prescaler
divides by either 10 or 11 when connected as shown in
Figure 10. If the enable line is high at the start of the
prescaler scycle, division by 10 results, if the enable input
is low at the beginning of the cycle, division by 11 results.
The zero detection circuitry of the MC12014 counter control
logic was connected to monitor the outputs of the modulus
control counter; this provided a suitable enable signal at
pin 7 as the modulus control counter reached its terminal
(zero) count. The remainder of the MC12014 is connected
to extend the operating frequency of the programmable
counter chain.
F. ANALYSIS OF THE PROGRAMMABLE COUNTER
Counters may normally be connected together in sequence,
so the output of the first is the input to the second, and
so on to lengthen the count. In this case, the resulting
divisor N will be the product of the modulus of the two
counters. Normally, ripple counters clock on the falling
or negative edge of the clock, so that as the output of one
33

counter drops, it triggers the next down the line. With
some synchronous counters, the advance of the counter on
the positive-going clock edge and logic from a previous
group of stages enables the input to a following stage so
it advances in synchronism with the clock edge. Unit decade
cascadable counters are another possibility. For many long
programmable count sequences, it would be desirable to have
a series of thumbwheel switches. If one dials a 425 into
these switches it is desired that the counter divide by
four hundred twenty five. If one simply connects three
ordinary divide-by-n counters so one output drives the next
input, we would divide by 4x2x5, or 40, instead, and the
situation would get very confusing if one of the counters
should happen to be set at 0. What is needed is a counting
system that allows 400 counts plus 20 counts plus 5 counts
to get the total desired. Ordinary counters will not do
this, and it takes a combination of look-ahead and feedback
techniques to handle this problem. The 4016 and 4018 series
counters are unit cascadable and work on a down-count basis.
Each successive stage detects count 0, and an output pulse
is then produced only if all the stages are simultaneously 0.
This detected is then used to reload the number to be
divided back into the counter for the next round. In this
design, four MC4016 unit decade cascadable counters are
used to implement the programmable counter chain.































































G. DIVIDE BY 10 AND DIVIDE BY 4 CIRCUITS
To generate the 25 kHz reference frequency a 1 MHz
standard frequency source is used. First it is divided by
a factor of 10. This is accomplished by using the decade
counter 74LS90. The circuit is shown in Figure 12.
—>
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Figure 12. DIVIDE BY 10 CIRCUIT
The 100 kHz output frequency of the decade counter is fed
to the binary counter 74LS93 to divide by a factor of 4.














Figure 13. DIVIDE BY 4 CIRCUIT
H. PHASE DETECTOR, LOOP FILTER AND PLL DESIGN
The MC4044 phase-frequency detector is used as the
phase detector. It consists of two digital phase detectors,
a charge pump, and an amplifier as shown in Figure 14.
Figure 14. MC4044 PHASE DETECTOR
37

The circuit accepts TTL waveforms at the R and V inputs
and generates an error voltage that is proportional to the
frequency and/or phase difference of the input signals.
Phase detector #1 is intended for use in systems requiring
zero frequency and phase difference at lock. Phase
detector #2 is used if quadrature lock is desired. Phase
detector #1 and the charge pump section are connected as
shwon in Figure 15.
U\
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Figure 15. THE MC4044 PHASE DETECTOR
The phase detector gain constant for the MC4044 phase
detector is K = 0.111 V/rad.
P
A fundamental phase-locked loop frequency synthesizer
consists of a phase detector, amplifier/filter,
38

voltage-controlled oscillator and a programmable divide-
by-N circuit in the feedback loop. Fundamental loop
characteristics such as capture range, loop bandwidth,
capture time and transient response are controlled primarily
by the loop filter. In this design the parameters deter-
mined included K , K and K leaving only K,. as the
p o n 3 * f
variable for the design.
The output to input ratio reflects a second order low-
pass filter frequency response.
9 (s) K K,K
_° = p f v m
9. (S) S + K K-K K vx;








More details on theoretical considerations are explained in
References 1 and 2
.
The Laplace representation of the design is shown in
Figure 16. The operational amplifier in the MC4044 is used
to accomplish the active filter design. This circuit is
shown in Figure 17.



















Figure 17. ACTIVE FILTER DESIGN
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for large A, where A is the voltage gain of the amplifier.
R.. , R_ and C are then the variables used to establish the
overall loop characteristics. As stated in Reference 4,
since the gain of the active filter circuitry in the MC4044
is not infinite, a gain correction factor, K , has to be
applied to K f in order to properly characterize the function,
K is found experimentally to be K =0.5. As stated in
Reference 2,





= 0.5( C ) (4)
c 1
The loop transfer function for the circuit diagram in
Figure 17 is




R_CS + 1 K ,
G(S)(H(S) = K (0.5) ( Z R cs ) (-^ ) (i) (5)
The characteristic equation, (CE) , took the form
CE = 1 + G(S)H(S) = (6)
_ 0.5K K L 0.5K K
CE = S
2
+ P v 2 c + 2_^ (7)Lb b RN b R,CN [ '
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Relating this equation to the standard form of CE
CE = S
2













where u is the 'natural frequency and (5) is the damping
ratio. The percent overshoot and settling time are used to
determine the natural frequency oi .
A damping ratio (5) of 0.60 is chosen to produce a peak
overshoot less than 25%. This is shown in Figure 18 which
was taken from Reference 8
.
The steady state frequency of the system is assumed to
be 5% of the normalized output frequency. This gives
w t = 5.96. The reauired lock up time is assumed to be
n -
4.5 msec. The natural frequency is found to be
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Figure 18. TYPE 2 SECOND ORDER STEP RESPONSE








Maximum overshoot occurs at N which occurs at minimum
max
loop gain. The determined loop parameters are found to be
K = 0.111 Volt/rad
P
K = 87,166x10 R/sec/V
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R.C is found to be 0.7076x10 3
,
C is chosen as 0.47 uF, and
R, is found to be 1.5 Kohms
.
From equation (10) R_ is found to be 1.5 Kohms. All circuit
circuit parameters have been determined and the PLL properly
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Fiaure 19. LOOP FILTER
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An available resistor of 2 Kohms was used to build the
circuit instead of 1.9 Kohms, with no apparent degradation
of circuit characteristics. The output of the VCO was
observed and it was noted that an additional active filter
was needed to reduce the 25 kHz reference frequency appearing
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Figure 20. ADDITIONAL ACTIVE FILTER
To insure reasonable isolation with the phase-lock loop,
the corner frequency of this active filter was set exper-
imentally by changing the capacitor values. Details about
45

this filter are found in Reference 4. The complete shcematic
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V. SUMMARY OF PERFORMANCE CHARACTERISTICS





















4 . 5 msec
16 dB at 47.5 MHz
14 dB at 7 2.5 MHz
16 dB at 9 7.5 MHz
+5 Volt at 500 ma
-5 Volt at 500 ma
+12 Volt at 10 ma
+8.5 Volt at 10 ma
A sample of the synthesizer output waveform is shown in
Figure 22. It was observed by using a Hewlett-Packard 1741A
oscilloscope. Figure 23 shows the 25 kHz reference signal
and Figure 24 is the output of the programmable counter.
Spurious outputs were measured using a Tektronix Type 491
spectrum analyzer. Photographs of the output spectrum are
shown in Figure 25, Figure 26 and Figure 27.
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Figure 22. PHOTOGRAPH OF THE PLL OUTPUT VOLTAGE
Vertical Horizontal
Scale: 0.5 V/cm Scale: 0.5 y sec/cm
Figure 23. PHOTOGRAPH OF THE REFERENCE FREQUENCY VOLTAGE
Vertical Horizontal
Scale: 2 V/cm Scale: 20 usec/cm
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Figure 24. PHOTOGRAPH OF THE PROGRAMMABLE COUNTER OUTPUT
VOLTAGE
Vertical Horizontal









Figure 25. PHOTOGRAPHS OF THE SPECTRUM OF THE PLL OUTPUT

























Figure 27. PHOTOGRAPHS OF THE SPECTRUM OF THE PLL OUTPUT




VI. SUMMARY AND CONCLUSIONS
A phase-lock loop (PLL) synthesizer suitable for use
as the local oscillator in a receiver was designed, built,
and tested. It was found from the tests made that the
synthesizer would operate properly over the design frequency
range of 4 7.5 MHz to 9 7.5 MHz in incremental steps of
25 kHz. Switching time from one step to the next is suffi-
ciently fast for the intended purpose. While Figures 25
through 27 show a rather high level of spurious frequencies
clustered about the desired frequency it is felt that with
some additional engineering and packaging effort the level
of these spurious frequencies could be dropped to -40 dB or
better below the desired signal. On the average, over the
desired tuning range, the spurious frequency level was about
-15 dB as the circuit is presently configured. The building
and testing phases of this work already show that proper
grounding and a stable reference frequency are essential to
a successful PLL synthesizer design.
From the experimental results of this thesis, it is
concluded that a phase-lock loop synthesizer operating in
the desired frequency range can be developed with the






Schematic Symbol Number Description
Resistors








200 ohms (1/4 Watt)
510 ohms (1/4 Watt)
1000 ohms (1/4 Watt)
1500 ohms (1/4 Watt)
2000 ohms (1/4 Watt)
2700 ohms (1/4 Watt)
1200 ohms (1/4 Watt)
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